

US005617554A

United States Patent [19]

Alpert et al.

[11] Patent Number:

5,617,554

[45] Date of Patent:

Apr. 1, 1997

[54] PHYSICAL ADDRESS SIZE SELECTION AND PAGE SIZE SELECTION IN AN ADDRESS TRANSLATOR

[75] Inventors: Donald B. Alpert, Santa Clara;

Kenneth D. Shoemaker, Saratoga, both of Calif.; Kevin C. Kahn, Portland; Konrad K. Lai, Aloha, both of Oreg.

255.7, 256.4

[73] Assignee: Intel Corporation, Santa Clara, Calif.

[21] Appl. No.: 372,805

[22] Filed: Dec. 23, 1994

Related U.S. Application Data

	The state of the s				
[63]	Continuation of Ser. No. 832,944, Feb. 10, 1992, abandoned				
[51]	Int. Cl. ⁶				
	U.S. Cl. 395/418 ; 395/421.02				
[58]	Field of Search				
	395/417, 418, 421.02; 364/DIG. 1, 254.9,				

[56] References Cited

U.S. PATENT DOCUMENTS

4,340,932 4,432,053 4,654,777 4,669,043 4,679,140 4,758,946 4,763,250 4,792,897 4,835,734 4,972,338 4,979,098 5,023,777 5,263,140	7/1982 2/1984 3/1987 5/1987 7/1988 8/1988 12/1988 5/1989 11/1990 6/1991 11/1993	Bakula et al. Gaither et al. Nakamura Kaplinsky Gotou et al. Shar et al. Keshlear et al. Gotou et al. Crawford et al. Baum et al. Sawamoto Riordan	395/402 395/416 395/416 395/403 395/775 395/416 395/417 395/419 395/416 395/418 395/402 395/417
5,263,140 5,475,827	11/1993 12/1995	RiordanLee et al	395/417 395/417

FOREIGN PATENT DOCUMENTS

0113240	12/1983	European Pat. Off.
1595740	5/1978	United Kingdom .
2127994	6/1983	United Kingdom .

OTHER PUBLICATIONS

Data General MV 2000, Chapter 3, Logical To Physical Address Translation; pp. 32–37 (publication information unknown).

i860™ Microprocessor Family Programmer's Reference Manual, Intel Corporation Literature Sales, P.O. Box 7641, Mt. Prospect, Ill 650056–7641, Chapter 4, pp. 1–13, 1991. Patterson, David A. and John L. Hennessey, Computer Architecture A Quantative Approach, Morgan Kaufman Publishers, Inc., San Mateo, California pp. 432–485.

(List continued on next page.)

Primary Examiner—Eddie P. Chan Assistant Examiner—Reginald G. Bragdon Attorney, Agent, or Firm—Blakely, Sokoloff, Taylor & Zafman

[57] ABSTRACT

An address translator and a method for translating a linear address into a physical address for memory management in a computer is described herein. Different memory sizes, and different page sizes can be selected. The address translator can translate from a standard 32-bit linear address for compatibility with previous 32-bit architectures, and can also translate to a physical memory size with a larger physical address than linear address; i.e., greater than 32 bits (e.g. 36 bits and up), with no increase in access time. The address translator translates a linear address that includes an offset and a plurality of fields used to select entries in a plurality of tables. The format of the linear address into fields is dependent upon the selected memory size and the selected page size. For a large memory size, the tables include a directory pointer table that includes a group of directory pointers, a plurality of page table directories each of which includes a group of page directory entries, and a plurality of page tables each of which includes a group of page table entries. The size of the entries in the tables is dependent upon the selected memory size. The contents of the tables are stored in memory, and furthermore the pointer table is stored in both main memory and in dedicated pointer table registers.

28 Claims, 12 Drawing Sheets

